[Coco] 6309 instruction timing question

[William Astle]

This is a question for the 6309 guru types out there.

In native mode, many instructions execute 1 cycle faster than in 
non-native mode due to the "pre-fetch" cache. From the documentation I 
have, it's not clear whether that 1 cycle speed increase applies to the 
first instruction after a branch is taken. Has anyone tested this situation?

Say, for example, you have:

	TSTA
	BNE NE
	...
NE	CLRA

In native mode, CLRA should execute in 1 cycle. However, if one arrives 
at it via the BNE instruction, would it still execute in 1 cycle or 
would it take 2 because the "pre-fetch" would be invalidated by the branch?

-- 
William Astle
finger lost at l-w.ca for further information

Geek Code V3.12: GCS/M/S d- s+:+ !a C++ UL++++$ P++ L+++ !E W++ !N w---
!D !M PS PE V-- Y+ PGP t+@ 5++ X !R tv+@ b+++@ !DI D? G e++ h+ y?