[Coco] deuce memory bandwidth?

[Kevin Diggs]

Hi,

	So is the moral of the story that I CAN get an instruction
byte every clock cycle if I need one? At either normal or hyper
speed?

	And on deuces and unis there will be no cycles left over for
video at hyper speed?

					kevin
jdaggett at gate.net wrote:
> 
> You are right. The hardest thing to remember is which clock is
> which.
> 
> Address is latched out on the rising edge of Q
> Data Latched out on the Rising edge of E.
> Data latched in on the falling edge of E.
> 
> james
> 
> On 7 Aug 2004 at 17:04, Paul T. Barton wrote:
> 
> Date sent:              Sat, 7 Aug 2004 17:04:41 -0700 (PDT)
> From:                   "Paul T. Barton" <idezilla at yahoo.com>
> Subject:                Re: [Coco] deuce memory bandwidth?
> To:                     CoCoList for Color Computer Enthusiasts
> <coco at maltedmedia.com>
> Send reply to:          CoCoList for Color Computer Enthusiasts
> <coco at maltedmedia.com>
>         <mailto:coco-
> request at maltedmedia.com?subject=unsubscribe>
>         <mailto:coco-
> request at maltedmedia.com?subject=subscribe>
> 
> > James,
> >
> > --- jdaggett at gate.net wrote:
> >
> > > Kevin
> > >
> > > one other note.
> > >
> > > The 6809/6309 operate under a two phase clock
> > > system. The two
> > > clocks are in quadrature and the Q clock leads
> > > the E clock by 90
> > > degress.  All machine cycles are referenced to
> > > the falling edge of the E clock.
> > >
> > > The CPU latches data out on databuss on the
> > > rising edge of the E
> > > clock and latches data into the core from the
> > > data buss on the
> > > falling edge of the E clock. Data  being read
> > > by the CPU must be
> > > stable by the falling edge of the Eclock and
> > > should  have a hold
> > > time of about 5% of the machine cycle after the
> > > fall of the Eclock.
> > > One more item, the address bus is valid on the
> > > falling edge of the Q clock.
> >
> > How about rising?
> > I read that addresses are valid
> > on rising edge of Q.
> >
> >
> > > By using a two phase clock the 6809 can move
> > > stuff around withing
> > > the processor four times faster than a CISC
> > > processor usign a
> > > single pahse clock. If you XOR the two phase
> > > clocks, you get an
> > > equivalent 4 times frequency clock.
> > >
> > > james
> > --snipped--
> >
> >
> >
> >
> > __________________________________
> > Do you Yahoo!?
> > New and Improved Yahoo! Mail - Send 10MB messages!
> > http://promotions.yahoo.com/new_mail
> >
> > --
> > Coco mailing list
> > Coco at maltedmedia.com
> > http://five.pairlist.net/mailman/listinfo/coco
> 
> --
> Coco mailing list
> Coco at maltedmedia.com
> http://five.pairlist.net/mailman/listinfo/coco